- 博客(0)
- 资源 (47)
- 收藏
- 关注
RSS订阅ConsolidatedConstraintsAppNote.pdf
Appendix:
SpyGlass Design
Constraints
Writing Constraints in an SGDC File
2023-06-10
cpfgUserGuide.pdf
Power Intent Architect for Encounter
Conformal Low Power
Beta Version 8.1
December 2008
2023-06-02
ConformalHDL-Ref.pdf
Encounter Conformal
HDL Rule Check Reference
Product Version 14.1
May 2014
2023-06-02
ConformalCD-User.pdf
Encounter Conformal Constraint
Designer User Guide
Product Version 14.1
May 2014
2023-06-02
Tempus User Guide Product Version 21.11.pdf
The Tempus Timing Signoff Solution software, also known as Tempus, provides a sign-off
timing and signal integrity solution for a design flow. This manual describes how to install,
configure, and use Tempus to implement digital integrated circuits.
2023-09-19
Design Compiler.pdf
The Design Compiler product is the core of the Synopsys synthesis products. Design
Compiler optimizes designs to provide the smallest and fastest logical representation of a
given function. It comprises tools that synthesize your HDL descriptions into optimized,
technology-dependent, gate-level designs. It supports a wide range of flat and hierarchical
design styles and can optimize both combinational and sequential designs for speed, area,
and power.
2023-07-11
空空如也
TA创建的收藏夹 TA关注的收藏夹
TA关注的人