pat12155的博客

DDR4 SDRAM Registered DIMM Design Specification Revision 1.50 May 2019

DDR4 SDRAM Load Reduced DIMM Design Specification Revision 1.00 August 2015

DDR4 SDRAM UDIMM Design Specification Revision 1.22 August 2019

DDR4 SDRAM SO-DIMM Design Specification Revision 1.31 August 2019

PCI Express® Base Specification Revision 4.0 Version 1.0

PCI Express Card Electromechanical Specification Revision 4.0, Version 0.9

SFF-TA-1007 Enterprise and Datacenter 1U Long SSD Form Factor (E1.L) RV1.1

SFF-TA-1009 Specification for Enterprise and Datacenter SSD Pin and Signal Specification Rev 2.0 May 22, 2018

Digital Filter. Designer's Handbook. Featuring C Routines. C. Britton Rorabaugh. TAB BOOKS. Division of McGraw-Hill, Inc. Blue Ridge Summit,PA 17294-0850

This document defines the DDR3 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 512 Mb through 8 Gb for x4, x8, and x16 DDR3 SDRAM devices. This specification was created based on the DDR2 specification (JESD79-2) and some aspects of the DDR specification (JESD79). Each aspect of the changes for DDR3 SDRAM operation were considered and approved by committee ballot(s). The accumulation of these ballots were then incorporated to prepare this JESD79-3 specification, replacing whole sections and incorporating the changes into Functional Description and Operation. 其實加入JEDEC會員即可下載，不想麻煩的人可以給我一點積分