liuw666的博客

The table describes throughput and latency for processors with two FMA units, assuming all sources come from the FMA unit. See FMA latency chapter in the optimization guide for more information. Memory latencies are assuming Data Cache Unit (DCU) hit

The Intel® 64 and IA-32 Architectures Optimization Reference Manual describes how to optimize software to take advantage of the performance characteristics of IA-32 and Intel 64 architecture processors. The target audience for this manual includes software programmers and compiler writers. This manual assumes that the reader is familiar with the basics of the IA-32 architecture and has access to the Intel® 64 and IA-32 Architectures Software Developer’s Manual. A detailed understanding of Intel 64 and IA-32 processors is often required. In many cases, knowledge of the underlying microarchitectures is required. The design guidelines that are discussed in this manual for developing high-performance software generally apply to current as well as to future IA-32 and Intel 64 processors. In most cases, coding rules apply to software running in 64-bit mode of Intel 64 architecture, compatibility mode of Intel 64 architecture, and IA-32 modes (IA-32 modes are supported in IA-32 and Intel 64 architectures). Coding rules specific to 64-bit modes are noted separately

Volume 1: Describes the architecture and programming environment of processors supporting IA-32 and Intel® 64 architectures. Volume 2: Includes the full instruction set reference, A-Z. Describes the format of the instruction and provides reference pages for instructions. Volume 3: Includes the full system programming guide, parts 1, 2, 3, and 4. Describes the operating-system support environment of Intel® 64 and IA-32 architectures, including: memory management, protection, task management, interrupt and exception handling, multi-processor support, thermal and power management features, debugging, performance monitoring, system management mode, virtual machine extensions (VMX) instructions, Intel® Virtualization Technology (Intel® VT), and Intel® Software Guard Extensions (Intel® SGX). Volume 4: Describes the model-specific registers of processors supporting IA-32 and Intel® 64 architectures.

The Cavium OCTEON III CN71XX Multicore cnMIPS64 processors are a family of processors targeted at intelligent networking, wireless, control-plane, and storage applications. The CN71XX is targeted for many applications, but is particularly wellsuited for the following applications and standards:

This document details all known silicon errata for the P4080 and P4040. The following table provides a revision history for this document.

This reference manual defines the functionality of the P4080 QorIQ Integrated Host Controller. This device integrates eight PowerPC™ processor cores based on Power Architecture™ technology, two frame manager units, other datapath acceleration blocks, with system logic required for networking, telecommunications, and wireless infrastructure applications. The e500mc processor core is a low-power implementation of the family of reduced instruction set computing (RISC) embedded processors that implement the Book E definition of the Power Architecture

e6500 Core Reference Manual This core reference manual includes the register model, instruction model, MMU, memory subsystem, and debug and performance monitor facilities of the e6500 core. The primary objective of this manual is to describe the functionality of the e6500 embedded microprocessor core for software and hardware developers

This set of examples shows how to set up the Memory Management Unit (MMU) in a bare metal environment. The examples walk through sets of code, building on the overall explanation of the MMU and translation process that the Memory management guide provides.

This guide introduces the exception and privilege model in Armv8-A. This guide covers the different types of exceptions in the Arm architecture, and the behavior of the processor when it receives an exception

This guide introduces the memory model in Armv8-A. It begins by explaining where attributes that describe memory come from and how they are assigned to regions of memory. Then it introduces the different attributes that are available and explains the basics of memory ordering

An Instruction Set Architecture (ISA) is part of the abstract model of a computer. It defines how software controls the processor.

A64- Exercises，The purpose of this set of exercises is to let you try out your knowledge of A64 assembler. It can help consolidate the knowledge that you have gained from other guides in our series, and can help you become familiar with the Arm development tools.

前 言.................................................................................................................................................1 1 开发环境......................................................................................................................................1-1 1.1 嵌入式开发环境.......................................................................................................................................1-2 1.2 Hi3511/Hi3512 Linux开发环境..................................................................................................................1-2 1.3 搭建Linux开发环境.................................................................................................................................1-3 1.3.1 安装Linux服务器............................................................................................................................1-3 1.3.2 安装交叉编译工具..........................................................................................................................1-4 1.3.3 安装Hi3511/Hi3512 SDK................................................................................................................1-4 2 U-boot..........................................................................................................................................2-1 2.1 U-boot简介.................................................................................................................................................2-2 2.2 启动U-boot................................................................................................................................................2-2 2.3 编译U-boot................................................................................................................................................2-3 2.4 烧写U-boot................................................................................................................................................2-3 2.5 U-boot常用命令.................................

SIP协议是一个用于建立，更改和终止多媒体会话的应用层控制协议。它是IETF多媒体数据和控制体系结构的一部分并大量借鉴了成熟的HTTP协议，具有易扩展、易实现等特点，因此非常适合用于实现基于因特网的多媒体会议、IP电话等系统。本文对SIP协议的基本结构、功能、控制流程进行介绍。

简单网络管理协议（SNMP）是目前TCP/IP网络中应用最为广泛的网络管理协议

gcc调试用，显示数据，断点，变量的检查和赋值， 单步执行等等。。。。。

NAT穿透问题越来越成为阻碍以p2p模式为主的VoIP应用的发展，本文希望通过对现存的NAT穿透方案的概括性研究，找出其中比较适合于VoIP应用的切实可行的解决方案。